2

CLAIM LISTING

(Canceled) Claims 1 - 24

An analog-to-digital converter (ADC) comprising: (Original) 25.

a source of an input voltage;

a source of a reference voltage;

a primary delay line connected to said source of an input voltage, and having a delay signal input and a plurality of tap outputs;

a timer delay line connected to said source of a reference voltage and having a timer signal input and a timer signal output;

a delay signal source connected to said delay signal input and said timer delay signal input, and

a digital output circuit coupled to said tap outputs and said timer signal output to provide a digital output indicative of a difference between said input voltage and said reference voltage.

- The ADC of claim 25 wherein said ADC is Implemented entirely (Original) 26. with digital logic gates.
- The ADC of claim 25 wherein said ADC includes no analog (Original) 27. components.
- The ADC of claim 25 wherein said primary delay line and said (Original) 28. timer delay line are incorporated into a single integrated circuit.
- The ADC of claim 25 wherein said primary delay line comprises (Original) 29. a plurality of delay cells.
- The ADC of claim 29 wherein each of said delay cells (Original) 30. comprises a digital logic element.
- The ADC of claim 25 wherein said timer delay line is (Original) substantially one-half the length of said primary delay line.
- The ADC of claim 25 wherein said delay signal source (Original) 32. simultaneously provides a delay signal to said delay signal input and a timer signal to said timer signal input.

Serial No.: 10/608,828

Amendment And Remarks Responsive To Office Action Mailed 03/22/2005

Page 2 of 4

21278391

- The ADC of claim 32 wherein said delay signal and said timer 33. (Original) signal as provided by said delay signal source are the same signal.
- The ADC of claim 25 wherein said digital output circuit (Original) 34. comprises an array of flip-flop circuits.
- The ADC of claim 25 wherein said digital output circuit includes (Original) 35. a counter.
- The ADC of claim 25 wherein said digital output circuit includes 36. (Original) a shift register.
- The ADC of claim 25 wherein said primary delay line is a flat (Original) 37. delay line.
- The ADC of claim 25 wherein said primary delay line is a folded (Original) 38. delay line.
- The ADC of claim 25 wherein said primary delay line comprises (Original) 39. a number of delay cells corresponding to the desired least significant bit (LSB) voltage step-size.
- The ADC of claim 25 wherein said primary delay line comprises (Original) 40. a number of delay cells smaller than the number of cells required to produce the desired least significant bit (LSB) voltage step-size.
- The ADC of claim 25 wherein said timer delay line is a flat delay 41. (Original) line.
- The ADC of claim 25 wherein said timer delay line is a folded 42. (Original) delay line.
- The ADC of claim 25 wherein said digital output circuit includes 43. (Original) a gain calibration circuit.
- The ADC of claim 25 wherein said digital output circuit includes (Original) 44. a mismatch correction circuit.

Claims 45 - 51 (Canceled)

Serial No.: 10/608,828

Amendment And Remarks Responsive To Office Action Mailed 03/22/2005

Page 3 of 4